Regviz

Microchip Technology /ATSAME53N19A /FPU /MVFR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MVFR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME53N19A/FPU/MVFR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0A_SIMD_registers 0Single_precision 0Double_precision 0FP_excep_trapping 0Divide0Square_root 0Short_vectors 0FP_rounding_modes

Description

Media and FP Feature Register 0

Fields

A_SIMD_registers
Single_precision
Double_precision
FP_excep_trapping
Divide
Square_root
Short_vectors
FP_rounding_modes

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data